Avispado: A RISC-V core supporting the RISC-V vector instruction set by Roger Espasa

Roger Espasa, Semidynamics - Semidynamics Highly Configurable OOO Vector UnitПодробнее

Roger Espasa, Semidynamics - Semidynamics Vector Unit Performance DemonstrationПодробнее

RISC-V OOO IP Core and Vector Unit, by Roger Espasa​, CEO & Founder, SemidynamicsПодробнее

OVI: The Open Vector Interface - Roger Espasa & Alberto Moreno, SemiDynamicsПодробнее

Semidynamics New Family of High Bandwidth Vector-Capable Cores - Roger Espasa, SemiDynamicsПодробнее

Implementation of an Out-of-order RISC-V Vector Unit- Roger Espasa, SemiDynamics Technology ServicesПодробнее

SemiDynamics new family of High Bandwidth Vector-capable CoresПодробнее

Semidynamics Interview at RISC-V Summit Europe 2023Подробнее

The role of RISC-V in the European Processor Initiative - eeNews Interview with Roger EspasaПодробнее

RISC-V Vector Performance AnalysisПодробнее

Tutorial: RISC-V Vector Extension Demystified - 2020 RISC-V SummitПодробнее

An Introduction to RISC-V Vector Programming with C Intrinsics - Chih-Mao Chen, Andes TechnologyПодробнее

Interview with Roger Espasa, CEO of SemidynamicsПодробнее

(EN) An Introduction to RISC-V Vector Programming with C Intrinsic​Подробнее