Layout design of nMOS transistor from scratch in Cadence Virtuoso | Part-1

Differential Pair Analog Layout and Matching Techniques in Cadence Virtuoso in 45nm CMOS | Part-1Подробнее

Part 2: TSMC65nm Technology Layout | CMOS inverter Layout | Cadence VirtuosoПодробнее

Cadence Layout tutorial | Virtuoso tool for the design of CMOS inverter LayoutПодробнее

Cadence Virtuoso:: CMOS Inverter Layout || Part-2.Подробнее

Cadence Virtuoso:: Layout of NAND Gate || Part-2.Подробнее

Layout Design of pMOS Transistor from scratch in Cadence Virtuoso | part-2Подробнее

IC616 Virtuoso Layout demo Part 1 -- Transistor basic viewsПодробнее

Pcell (parametrized cell) implementation on layout in Cadence Virtuoso | pcell with Example | part-4Подробнее

Layout design of BJT (Bipolar Junction Transistor) in Cadence Virtuoso | Part-3Подробнее